"Express Mail" mailing label No. EL 119 277 031 US

Date of Deposit 30 1978

I hereby certify that this paper or fee is being deposited with the United States Postal

Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Box Patent Application,

Washington, D.C. 20231.

Typed of printed name of person mailing paper or fee)

(Signature of person mailing paper or fee)

PATENT

Attorney Docket No. 015290-262

ULSI MOS WITH HIGH DIELECTRIC CONSTANT GATE INSULATOR

Field of the Invention

The present invention relates generally to methods for fabricating integrated circuits using metal oxide semiconductor (MOS) technology. More particularly, the present invention relates to MOS devices with a gate width of less than 0.3 micron.

Background of the Invention

Metal oxide semiconductors are well known in the art. With the rapid integration of elements in the device, the thickness of the silicon oxide gate dielectric layer has approached the 2 nm thickness level. Such thin gate oxide layers require stringent protocols during fabrication especially in the gate etching process. In addition, concomitant with this reduction in the thickness of the gate oxide layer is the device's high leakage current caused by direct tunneling effects.

15

20

10

5

Shinriki et. al., U.S. Patent 5,292,673 describes a MOSFET that contains a tantalum pentoxide gate insulating film. Although the patent asserts that the device exhibits improved electrical characteristics, nevertheless, it is believed that the device suffers from, among other things, high leakage currents because of the silicon oxide layer, which is formed by reoxidation between the tantalum

pentoxide gate insulating film and the silicon substrate, has defects including non-uniformity.

Summary of the Invention

5

10

15

20

The present invention is based in part on the recognition that employing a gate dielectric layer formed at least in part from a high dielectric constant material comprising Ta₂O₅ will significantly improve the performance of the MOS device by, among other things, reducing or eliminating the current leakage associated with prior art devices.

Accordingly, in one aspect the invention is directed to a method for fabricating an MOS device having a gate width of less than 0.3 micron that includes the steps of:

- (a) forming an interfacial layer on a semiconductor substrate of a first conductive type wherein the interfacial is preferably sufficiently thin to limit parasitic capacitance of the device;
- (b) forming a high dielectric constant layer on the interfacial layer that comprises a material that is selected from the group consisting of Ta_2O_5 , $Ta_2(O_1 N_x)_5$ wherein x ranges from greater than 0 to 0.6, a solid solution of $(Ta_2O_5)_{r^-}$ ($TiO_2)_{1-r}$ wherein r ranges from about 0.9 to 1, a solid solution $(Ta_2O_5)_{s^-}(Al_2O_3)_{1-s}$ wherein s ranges from 0.9 to 1, a solid solution of $(Ta_2O_5)_{t^-}(ZrO_2)_{1-t}$ wherein t ranges from about 0.9 to 1, a solid solution of $(Ta_2O_5)_{u^-}(HfO_2)_{1-u}$ wherein u ranges from about 0.9 to 1, and mixtures thereof wherein the interfacial layer separates the high dielectric constant layer from the substrate;
- (c) depositing a layer of electrically conductive material on the high dielectric constant layer;

- (d) selectively removing portions of the layer of electrically conductive material to form a gate electrode and to expose portions of the high dielectric constant layer;
- (e) implanting impurity ions through the exposed portions of the high dielectric constant layer into the substrate to form source and drain regions of a second conductive type;

5

10

15

- (f) forming first spacers that are adjacent the gate electrode and cover portions of the source and drain regions of the second conductive type;
 - (g) removing the exposed portions of the high dielectric constant layer;
- (h) implanting a second dose of impurity ions into the source and drain regions;
- (i) depositing a layer of insulator material over the surface of the device, wherein the layer of insulator material may have an irregular surface;
 - (j) optionally, planarizing the surface of the insulator material;
- (k) removing portions of the insulator material to form contact holes in the insulator material that are in communication with the source and drain regions; and
 - -(l) filling the contact holes with contact material.
- In preferred embodiments, the electrically conductive material comprises metal that is selected from the group consisting of TiN, W, Ta, Mo and mixtures thereof. Alternatively, the electrically conductive material comprises doped polysilicon.
- In another embodiment the method includes the step of forming second spacers that are adjacent the first spacers and cover portions of the source and

drain regions following step (g) and before step (h) and/or the step of forming a silicide layer on the source and drain regions following step (h).

In another aspect, the invention is directed to an MOS transistor formed on a semiconductor substrate of a first conductivity type that includes:

(a) an interfacial layer formed on the substrate;

5

10

15

- (b) a high dielectric constant layer covering the interfacial layer that comprises a material that is selected from the group consisting of Ta_2O_5 , $Ta_2(O_1 \times N_x)_5$ wherein x ranges from greater than 0 to 0.6, a solid solution of $(Ta_2O_5)_{r^-}$ $(TiO_2)_{1-r}$ wherein r ranges from about 0.9 to 1, a solid solution $(Ta_2O_5)_{s^-}(Al_2O_3)_{1-s}$ wherein s ranges from 0.9 to 1, a solid solution of $(Ta_2O_5)_{t^-}(ZrO_2)_{1-t}$ wherein t ranges from about 0.9 to 1, a solid solution of $(Ta_2O_5)_{t^-}(HfO_2)_{1-t}$ wherein u ranges from about 0.9 to 1, and mixtures thereof wherein the interfacial layer separates the high dielectric constant layer from the substrate;
- (c) a gate electrode having a width of less than 0.3 micron covering the high dielectric constant layer;
- (d) first and second lightly doped regions of a second conductivity type disposed on respective areas of the substrate surface;
 - (e) a source and drain regions of the second conductivity type; and
- (f) a pair of spacers formed adjacent to the gate electrode and formed on the high dielectric constant layer.

In a preferred embodiment, the MOS transistor also includes an insulator layer covering the device and defining a first contact hole that is filled with a first contact material and a second contact hole that are filled with a second contact material, wherein the insulator layer has a substantially planar surface.

Brief Description of the Drawings

Figures 1A through 1H illustrate the steps in fabricating an MOS device according to the present invention.

Detailed Description of the Preferred Embodiments

5

It is to be noted that "n+" and "n-" are used throughout the present disclosure. The short hand notation specifies the electron concentration of various regions of a metal-oxide-semiconductor device. For instance, "n-" specifies a region of light electron concentration (on the order of $1 \times 10^{18} \text{cm}^{-3}$) while "n+" specifies a region of high electron concentration (on the order of $1 \times 10^{20} \text{cm}^{-3}$).

10

15

20

Figures 1A-1H illustrate an exemplary method for fabricating an integrated circuit device with the inventive process. A p type semiconductor substrate will be employed for illustrative purposes. Therefore, n- source and n- drain regions and n+source and n+ drain regions are formed in the substrate. Referring to Figure 1A, silicon substrate 100 has an interfacial layer 105 preferably comprising SiO₂, Si₃N₄, or silicon oxynitride formed on an upper surface of the substrate. The interfacial layer is formed by conventional processes, such as, for example, rapid thermal processing (RTP), thermal annealing, CVD, plasma nitridation or oxidation, or wet chemical treatment, such as immersion into boiling nitric acid. A preferred method of forming the interfacial layer comprises exposing the silicon substrate in an RF or microwave plasma in an atmosphere containing ozone, oxygen, N₂O, nitrogen, or mixtures thereof. The interfacial layer serves to prevent reaction of Ta₂O₅ in layer 110 with the silicon substrate. The interfacial layer will have a thickness that is sufficient to prevent reaction between the high dielectric constant layer and the silicon substrate and the thickness typically ranges from about 1 nm to 5 nm and preferably about 1 nm to 2 nm.

25

Subsequently, high dielectric constant layer 110 and electrically conductive layer 120 are formed on interfacial layer 105. The high dielectric constant layer 110 preferably comprises material that is selected from Ta_2O_5 , $Ta_2(O_{1-x}N_x)_5$ wherein x preferably ranges from greater than 0 to 0.6, a solid solution of $(Ta_2O_5)_r$ - $(TiO_2)_{1-r}$ wherein r preferably ranges from about 0.9 to 1, a solid solution of $(Ta_2O_5)_s$ - $(Al_2O_3)_{1-s}$ wherein s preferably ranges from 0.9 to 1, a solid solution of $(Ta_2O_5)_t$ - $(ZrO_2)_{1-t}$ wherein t preferably ranges from about 0.9 to 1, a solid solution of $(Ta_2O_5)_u$ - $(HfO_2)_{1-u}$ wherein u ranges from about 0.9 to 1, and mixtures thereof. Typically, the high dielectric constant layer will have a thickness that ranges from about 4 nm to 12 nm and preferably from about 5 nm to 10 nm. The high dielectric constant layer will form the gate oxide layer. The particular high dielectric constant materials employed with the present invention allows for a thicker gate oxide layer to be formed, resulting in less stringent requirements on gate etching selectivity during the fabrication process. In addition, it is believed that during operation of the MOS transistors, the devices will exhibit a higher transconductance parameter. Further, since Ta has already been used in MOS fabrication, Ta₂O₅ containing gate oxides are expected to be compatible with the materials in the other MOS materials. The high dielectric constant film can be fabricated by conventional means including, for example, LPCVD, PECVD, ECR CVD, UVCVD, and reactive sputtering.

5

10

15

20

25

In particular Ta_2O_5 films can be prepared by chemical vapor deposition (CVD) and physical vapor deposition (PVD) as described in Alers et al., "Nitrogen Plasma Annealing for Low Temperature Ta_2O_5 Films", Appl. Phys. Lett., Vol. 72, (11), March 1998, pages 1308-1310. $Ta_2(O_{1-x}N_x)_5$ films can be prepared by thermal CVD or plasma-assisted CVD as described in U.S. Patent 5,677,015. $(Ta_2O_5)_{r}$ - $(TiO_2)_{1-r}$ films can be prepared by RF magnetron sputtering

deposition as described in Gan et al. "Dielectric property of $(TiO_2)_x$ - $(Ta_2O_5)_{1-x}$ Thin Films", Appl. Phys. Lett. Vol. 72, (3), January 1998, pages 332-334 or by chemical CVD as described in U.S. Patent 4,734,340. (Ta₂O₅)_s-(Al₂O₃)_{1-s} films can be prepared by metalorganic solution deposition as described in Joshi et al., "Structural and electrical properties of crystalline (1-x)Ta₂O₅-xAl₂O₃ thin films fabricated by metalorganic solution deposition technique", Appl. Phys. Lett. Vol. 71, (10), September 1997. Each of the above cited references is incorporated herein. Finally, the $(Ta_2O_5)_t$ - $(ZrO_2)_{1-t}$ and $(Ta_2O_5)_n$ - $(HfO_2)_{1-t}$ thin films can be fabricated by techniques used in fabricating the other solid solution materials. Prior to formation of the electrically conductive layer 120, the high dielectric constant material is preferably subjected to a densification process comprising, for example, exposing the silicon substrate to a RTP or an RF or microwave plasma in an atmosphere containing ozone, oxygen, N₂O, nitrogen, or mixtures thereof. Densification is further described in Alers et. al. cited above. Densification improves the high dielectric constant material with respect to the leakage current of the MOS device made.

5

10

15

20

25

Electrically conductive layer 120 preferably comprises one or more layers of a high melting metal such as, for example, TiN, W, Ta, Mo which can be deposited by sputtering. This layer typically has a thickness that ranges from about 100 nm to 300 nm, and preferably from about 150 nm to 250 nm. As will be described herein, this electrically conductive layer will form the gate electrode in this embodiment.

An optional oxide layer can be deposited and patterned over the electrically conductive layer 120. Subsequently, a layer of photoresist material 160 is applied onto electrically conductive layer 120 before the photoresist is masked and

patterned using conventional photoresist techniques to form a gate pattern. After etching, the line width (L) of the gate 121 is typically less than 0.3 micron, and preferably equal to or less than about 0.18 micron. Etching down to the top high dielectric constant layer 110 removes the exposed electrically conductive material as shown in Figure 1B. Source 190 and drain 180 regions are formed by self aligned ion implantation before the remaining photoresist material 160A is removed to form the device shown in Figure 1C. As is apparent, interfacial layer 105 shown in Figures 1A and 1B is not shown in Figure 1C or subsequent figures although the layer is present in the structures illustrated.

10

15

5

Referring to Figure 1D, spacers 122 are formed by depositing a phosphosilicate glass (PSG) film 124 over the entire surface of the device of Figure 1C and then anisotropic etching the glass. The spacers can also be made from oxides or nitrides. Subsequently, the exposed high dielectric constant material is removed by plasma etching using fluorine or chlorine containing etchant gases to yield the structure of Figure 1E. The remaining layer of high dielectric material 115 serves as the gate oxide. Second spacers 126 are formed by the same procedure as for spacers 122. Lightly doped source (n-) 129 and drain (n-) 128 regions are then formed by ion implantation as shown in Figure 1F with the concomitant formation of source (n+) 290 and drain (n+) 280 regions.

20

25

Silicide layers 133 and 132 are then formed on the source and drain regions. One method comprises the steps of (1) depositing a layer of suitable metal preferably titanium, cobalt, or multiple layers of these metals, over the surface of the device of Figure 1F, (2) allowing the metal and silicon in the substrate to react, and thereafter (3) removing unreacted metal. Another method

comprises depositing silicide, e.g., metal_xSi_y, directly onto source and drain regions using conventional selective deposition techniques, e.g., CVD.

5

10

15

20

Following formation of the silicide regions, a conformal layer of PSG film 40 is deposited on the structure of Figure 1G, thereafter, the top surface of the PSG film is planarized by conventional techniques such as chemical-mechanical polishing (CMP). CMP is particularly advantageous when small contact holes (less than 0.3 micron) are required. Subsequently, contact holes are etched in the PSG and they then filled with an electrically conductive, e.g., metal, material 42 and 43 as shown in Fig. 1H.

As is apparent, the above structure has a metal gate electrode 121. In an alternative embodiment, instead of a metal gate electrode, a doped polysilicon gate electrode can be employed. In this case, a doped polysilicon layer would be deposited in place of the electrically conductive 120 layer as shown in Figure 1A. Optionally, a diffusion barrier layer made from a suitable material such as, for example, TiN, WN, and TaN, can be deposited between layers 110 and 120. This barrier layer, which is typically 5 nm to 15 nm thick, prevents polysilicon gate material from reacting with the tantalum pentoxide in the gate dielectric. In this scenario, the rest of the process would be essentially the same as above, however, the preferred silicidation procedure entails depositing a metal film over the structure so that a polycide layer on the surface of the doped polysilicon layer is formed as well.

It is to be emphasized that although n channel transistors have been described in detail herein, the present invention may also be practiced as a p

channel transistor. In fabricating the p channel device, the doping conductives of the p channel device are simply opposite to those of the n channel device.

Although only preferred embodiments of the invention are specifically disclosed and described above, it will be appreciated that many modifications and variations of the present invention are possible in light of the above teachings and within the purview of the appended claims without departing from the spirit and intended scope of the invention.

5